I. INTRODUCTION
With the improvement of VLSl technologies, many components can now he fahricated on a single chip. This i s also rclirred to as system-on-chip design (SoC) design. A SoC integrated circuit generally conrains processors, memories, and peripheral interface devices on a single chip. An important part o f a SoC i s memory arrays which can be used in the form o f small arrays or hulfers (emheddcd memory arrays) hetween subsystems with different data consumption rates. It i s estimated that the percentage o f memory logic in SoC will increase from 52% currently tu as high as 94% by the year 2014 1 I I. dual-port R A M has hecn unveiled for wireless base station and storage-area network designs 1121. As a true dual-port memory, the =Ex72 DP R A M provides simultaneous access l o any location in the memory. Motomla DSP56lxx family's 16-hit fixed-point DSP has a on-chip program R A M and a dual-ported data RAM; each has its own address and data bus [13] .
In this paper, we propose a huilt-in self-test ( B E T ) circuitry o n the chip which i s able to detect the faulty cells in multipleport embedded memory arrays. Based on the advanced fault models proposed hy (61, the idea of serial interfacing technique which has heen widely used in emheddcd memory array testing 1141 
TWO-PORT FAULT MODELS
In this section. we will present fault models for two-port memories [7] . Here, we have followed the notation used in [4] and [SI. Two-port faults can he divided into faults involving a single cell and faults involving two cells 3s follows. : In order to sensitize a 2PFI, the same cell has to he activated simultaneously via hoth ports.
Single-cell Two-Port Faults
The notation of 2PF1 fault is < S1 : S 2 / F / R > where SI and S 2 dcscrihe the sensitizing operations or states of the cell, while ":" denotes that SI and S2 are applied simultaneously through the two ports. F describes the faulty value of the vcell. The sensitizing operations are applied to the same cell as where the fault appears. R is the read result of SI (and S2) if it is a read operation. 
We denote a 2PF2vv using the following notation. 
IV. SERIAL INTERFACE DESIGN FOR MULTIPORT MEMORY TESTING
In this section we propose the idea of serial interfacing to sensitize and detect 2PFI faults. The conditions to detect 2PFl faults are presented in [5] . Serial March Algorithm ZPFl : We take a three-cell memory array to describe the serial implementation technique used (Fig. 2) . CI, C2 and C3 are memory cells. LA-1 (LB-I), LA-2 (LB-2) and LA-? (LB-3) are latches corresponding tu port A (B). The serial march algorithm which uses only one test input and one test output to thoroughly sensitize and detect all 2PFI faults is as follows. Here, (WO : n , r z : 71)'$ means doing a (WO: n, rx : n) three times where "n" denotes a no-operation, and port A is used to initialize all cells 10 logic 0. After (WO : TI,, 7'2 : n)', the current memory state would he as in Fig. 2 . MI : Next, we want to perform (wl:m) simultaneously to a11 three hits through hoth ports, w I through port A and r0 through port B. This can he implemented serially by (col : r0,rO : r~i l ) '~. operation (rul : TO) means that WL' perform w l (r0) at port A (B) olthe serial interface in Fig. 2 By applying the first operation ofM1-1(2), the fault effect stored in L A -I will he written into C2. and then propogated to LA-2 hy the second operation of MILI(2). Finally, the fault effect stored in LA-2 will he written to C 3 by the first opcralion o l M I -I ( 3 ) , and then propogated to L A -? hy the second operation of MILI(3). Thus, the fault ellect can he ohserved by the scan output. 
V. SERIAL MARCH ALGORITHM FOR COUPLING FAULTS
In this scction, we propose the idea of serial interfacing to sensitia and detcct 2PF2 faults where the aggressor cell and the victim cell are in different words. 
Serin1 March Algorithm ZPFZaa-vv

Proof:[lY].
Thus, we conclude from Theorems 5.1 and 5.2 that the serial march algorithm 2PF2aa-vv can sensitize and detect all 2PF2aaand all 2PF2vv faults. From Table I , i t can he observed that SMarch 2PF2aa-vv can also scnsilize and detect all 2PFl faults. So, the serial march algorithm discussed i n section 4 can be discarded. PmoT:[lYl.
Thus, we conclude from Theorems 5.3 and S.4 that the serial march algorithm SMarch2PF2av can sensitize and detect all deterministic 2PF2av Saults. The summary of fault detection for this algorithm is illustrated in Tahle 11. 
VI. TESTING FOR SAME-WORD FAULTS
In this section, wc use the SMarch 2PF2aa-vv algorithm with slight modification to detect the same word faults where the aggressor cell and the victim cell are in the samc word. We assume that coupling effect dominates over write operation. if the same word fault exists. The modified algorithm is ProoT: Without loss of generality, we use a 3-hit memory array with two ports as shown in Fig. 2 . Assume hit C2 has the fault < TO : wl;O/ t /. > and hit C1 is the agressor cell which is causing the fault. Let us apply march element MI to detect the fault. By applying the first operation (i.e., rO:r0) olM1-I. C I , LA-I and LB-I contain logic 0. The next operation is @Owl) ofM1-2(1) which sensitizesthe faultandcausesC2to flip from 0 to the faulty logic value I , which is in turn transmitted from C2 to LB-2 hy (w1:rO) ofM1-2(1) Now, (r0:wI) of MI-2(2) is performed which writes the faulty value I from LB-2 to C3. which is transmitted to LB-3 by (wI:r0)ofM1-2(2). Thus, the faulty logic value 1 is available at the serial output to he read. The detection of other same word faults can he proved in the same manner. We can also prove that the detection of such faults holds true when Address(A) > Address(V). Other group I readlwrite faults can he proved similarly. Q.E.D Similar to Theorem 6.1. it can be proved that all 2PF2aa. same-word, group 11 read/write Faults ( 
VIII. CONCLUSIONS AND FUTURE WORK
In this paper, we have proposed a new BIST method to detect faults in dual-port memories using the serial interfacing technique. We havc given a complete analysis 01-two-port faults covered, and we havc proposed serial marching algorithms to detect these iaults. This is the lirst time that serial i n t e r k i n g is applied to detect advanced Fault models of dualport emhedded memory arrays for SoC circuits. The proposed test architecture and BlST technique has the advantages of high l'ault coverage, low hardware overhead and tolerable test application time for memory arrays. In this paper, we have focused o n BIST for two-porl memories because the usage of two-port memories in the industry exceeds that of multiport memories with number of ports (p) > 2.
